> Dataquest FY 2001 True Physical Synthesis Market (in $ Millions)
   >
   >  Synopsys/Avanti  ######################### $50.1 (52.0%)
   >          Cadence  #################### $39.5 (41.0%)
   >            Magma  ## $3.1 (3.2%)
   >         Monterey  . $0.4 (0.4%)
   >           others  ## $3.3 (3.4%)
   >
   >
   >    - "The Problem With Dataquest's Physical Synthesis Stats"
   >         from http://www.deepchip.com/items/snug03-19.html


  "In John Cooley's DAC report last fall he tried his hand at stock
   analysis and questioned Magma as an investment.  After that 'analysis'
   appeared, Magma stock increased 73 percent. 

   Now he's questioning our market share.  I truly hope he's just as
   accurate."

       - Milan Lazich, VP, Corporate Marketing, Magma Design Automation
             from http://www.eedesign.com/news/OEG20030520S0046


( ESNUG 412 Subjects ) ------------------------------------------ [05/22/03]

 Item  1: ( SNUG 03 #5 ) 5th Grade Math, Architectural Weenies, and SystemC
 Item  2: ( SNUG 03 #18 ) Astro Benchmarks Better Only On Multiple CPU Runs
 Item  3: The Top Ten Best Selling Kluwer Books At The SNUG'03 Gathering
 Item  4: ( SNUG 03 #14 ) Three Mentor FormalPro Users Defending FormalPro
 Item  5: ( SNUG 03 #3 ) Well, At Least One Customer Liked Synopsys LEDA
 Item  6: ( SNUG 03 #1 ) LSI Logic Shrinks Even More While TSMC Grows More
 Item  7: PrimeTime 2002.09 Has Major Trouble Annotating Nets With Overhangs
 Item  8: ( SNUG 03 #5 ) Presto Compiler Already Supports Verilog Generates
 Item  9: ( SNUG 03 #6 ) "Aart's Favorite System Tool Of The Year 2004"
 Item 10: ( SNUG 03 #10 ) Pallab Discusses Power Compiler's Practical Limits
 Item 11: Newbie Power Compiler User Seeks Help To Not To Reinvent The Wheel
 Item 12: ( SNUG 03 #10 ) User Agrees Behavioral Design Must Make A Comeback
 Item 13: ( SNUG 03 #22 ) NanoSim, Nassda HSIM, Avanti HSPICE, Spectre, Eldo
 Item 14: ( SNUG 03 #6 ) An App Note On How To Speed Up Your ModelSim Runs
 Item 15: An FPGA Designer Asks Has Anyone Solved The Altera Cygwin Problem?


============================================================================

 Trying to figure out a Synopsys bug?  Want to hear how 16,837 other users
  dealt with it?  Then join the E-Mail Synopsys Users Group (ESNUG)!
 
     !!!     "It's not a BUG,               jcooley@TheWorld.com
    /o o\  /  it's a FEATURE!"                 (508) 429-4357
   (  >  )
    \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
    _] [_         Verilog, VHDL and numerous Design Methodologies.

    Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
  Legal Disclaimer: "As always, anything said here is only opinion."
 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com





 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)