( ESNUG 412 Item 8 ) -------------------------------------------- [05/22/03]

Subject: ( SNUG 03 #5 ) Presto Compiler Already Supports Verilog Generates

>  "System Verilog looks great on paper.  However I really wonder if we'll
>   get all the tools in our flow to support it fully.  For Verilog-2000
>   we were burned quite badly as either all tools in the flow didn't
>   support it or the support that tools added was partial (where is
>   generate?)  Till all vendors support it fully we will keep relying on
>   our own proprietary preprocessing scripts to do the job."
>
>       - [ An Anon Engineer ]


From: [ An Anon Synopsys Engineer ]

Hi John,

This one is about the email on support of "generate" in SNUG 03 #5.  Just
want to let you know that the Verilog-2001 "generate" feature is already
supported in the Presto HDL Compiler since the 2003.03 release.

Keep me anon please.

    - [ An Anon Synopsys Engineer ]


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)