Editor's Note: Sorry about this tiny, last minute post here, but
  there are 3 time-sensitive questions in this ESNUG that can not wait
  until after New Year's.  Your insights would be appreciated.  - John


( ESNUG 436 Subjects ) ------------------------------------------ [12/14/04]

 Item  1: ( ESNUG 435 #1 ) Tera CEO has Left; How about Aprio and DFM?
 Item  2: User Needs Mentor Inventra USB OTG Cores Story before Christmas
 Item  3: Some EDA Vendors Suggest a Restructuring of the DAC Trip Report
 Item  4: Hard Proof that Cadence is Moving its India Group to Mexico

 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com


============================================================================

 Trying to figure out a Synopsys bug?  Want to hear how 21,653 other users
  dealt with it?  Then join the E-Mail Synopsys Users Group (ESNUG)!
 
     !!!     "It's not a BUG,               
    /o o\  /  it's a FEATURE!"                 (508) 429-4357
   (  >  )
    \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
    _] [_         Verilog, VHDL and numerous Design Methodologies.

    Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
  Legal Disclaimer: "As always, anything said here is only opinion."
 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com




 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)