Editor's Note:  Three years ago, when Synopsys and Silicon Perspectives
  were completely dominating the early physical synthesis tapeout count,
  I got a phone call from Scott Hamm of Vitesse.  At that time it was
  PhysOpt 65, First Encounter 43, Cadence PKS 7, Magma 3, Monterey 0.

  Scott: "What's with the counts, John?  Helping your Synopsys bosses?"

  I was momentarily tweaked.  Scott & I have known each other for years.
  He was one of the soldiers in my secret army of EDA spies.  Scott was one
  of those who kept me accurate on backend issues and he was having his fun
  trying to agitate me with his "Synopsys bosses" question.  It was in this
  phone call that Scott convinced me to yet again count the Magma tapeouts.
  Scott was right.  In the 6 months that had passed, Magma had turned a
  corner and had gone from 3 tapeouts to 36 tapeouts.  This turned into:

              http://www.deepchip.com/items/0374-07.html

  The funny thing is the week I had published this, Cadence had run a full
  page Virtuoso ad in EE Times with a picture of Scott.  I phoned Scott.

  Me: "What's with the EE Times ad, Scott?  Helping your Cadence bosses?"

  I could tell he was momentarily tweaked until he realized it was me.
  In honor of his gruff humor and fiery spirit, I would like to remember
  Scott Hamm (1961 - 2004) who died 3 months ago of a heart attack at
  the age of 42.
                                           - John Cooley
                                             the ESNUG guy

( ESNUG 428 Subjects ) ------------------------------------------ [04/28/04]

 Item  1: One Designer's Cadence Quickturn Palladium vs. Axis Benchmark
 Item  2: ( ESNUG 424 #1 ) Beta Presto User Seeing Good VHDL ASIC Results
 Item  3: Using FastScan & TestKompress for At-Speed Scan Testing with PLLs
 Item  4: Ulrich on 0-in, @HDL, BlackTie, RealIntent, Cadence FormalCheck
 Item  5: Watch Out -- The DAC Registration People Are Bloody Clueless!
 Item  6: ( ESNUG 427 #3 ) That PrimeTime Magic Switch Is Tricky To Use!
 Item  7: ( ESNUG 427 #9 ) Nassda's Follow-up To The Lexsim User Review
 Item  8: Lawrence's Hands-On Detailed Technical User Review Of CoWare N2C
 Item  9: ( ESNUG 424 #5 ) Glitches, Race Conditions, VCS and Verilog-XL

 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com


============================================================================

 Trying to figure out a Synopsys bug?  Want to hear how 17,088 other users
  dealt with it?  Then join the E-Mail Synopsys Users Group (ESNUG)!
 
     !!!     "It's not a BUG,               jcooley@TheWorld.com
    /o o\  /  it's a FEATURE!"                 (508) 429-4357
   (  >  )
    \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
    _] [_         Verilog, VHDL and numerous Design Methodologies.

    Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
  Legal Disclaimer: "As always, anything said here is only opinion."
 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com





 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)