Editor's Note: I heard that at Si2 and ICCAD, Jim Hogan spoke
about the new "Custom 2.0 Retooling". After seeing his slides,
I asked Jim to write-up his idea for DeepChip. Enjoy. - John
( ESNUG 515 Subjects ) ------------------------------------------ [11/29/12]
Item 1: Hogan on the early days of Custom 1.0 and Cadence Analog Artist
Item 2: Key aspects, market drivers for the present Custom 2.0 retooling
Item 3: Atomic scaling problems, Variation, and the Custom 2.0 retooling
Item 4: Custom 2.0 means that SPICE runs must BOTH be fast AND accurate
Item 5: 3D FinFETs mean lots and lots of SPICE runs even with Custom 2.0
Item 6: Custom 2.0 is design data dependencies, NOT design data managment
Item 7: Hogan outlines the current players for the Custom 2.0 retooling
============================================================================
Read what 33,018 engineers REALLY think of the EDA/IP/FAB tools they use!
!!! "It's not a BUG, 
/o o\ / it's a FEATURE!" (508) 429-4357
( > )
\ - / - John Cooley, EDA & ASIC Design Consultant in Synopsys,
_] [_ Verilog, VHDL and numerous Design Methodologies.
Holliston Poor Farm, P.O. Box 6222, Holliston, MA 01746-6222
Legal Disclaimer: "As always, anything said here is only opinion."
|
|
