( ESNUG 552 Item 7 ) -------------------------------------------- [10/26/15]

Subject: SNPS plans to cut all EE grad students out of SolvNet next month?

From: [ Matthew Swabey of Purdue University ]

Hi, John,

I got a friendly warning at DAC this year.

Although Synopsys has given all EE graduate students access to their SolvNet
bug tracking and tool documention system for more than 20 years, suddenly
Synopsys is now not happy with providing graduate students with SolvNet for
some reason!?!

We discovered this by accident when one of our EE graduate students got cut
off "early".  We were told these new SolvNet cutoffs was going to be for all
graduate students worldwide and were not supposed to happen until November;
so I know for sure it is to hit starting next month.

I don't know why.  My only hint is they now fear grad students are giving
SolvNet access to people without tool support logins?

Synopsys' response is very heavy handed and will impact a lot of chip design
research plus students work/teaching.

With Cadence offering support logins to their tools, plus online training,
plus documentation free to all EE graduates, I expect to see a large sudden
shift away from Synopsys' tools in research and possibly teaching.

    - Dr. Matthew Swabey
      Purdue University                          West Lafayette, Indiana

Join    Index    Next->Item






   
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.



Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)