( ESNUG 508 Item 5 ) -------------------------------------------- [08/16/12]

Subject: Doug Aitelli of Calypto on PowerPro at DAC'12 Troublemaker Panel

    

    Doug Aitelli of Calypto discusses "not backing out of the C space
    at all", PowerPro RTL power optimizer, does clock gating, etc.,
    hierarchical, can work across many blocks in the same SoC, does
    formally verified power reductions at the RTL stage, SLEC, can
    run in automatic mode or manual mode, user fear of any automatic
    changes to their RTL, "What about that legacy RTL that you didn't
    write?  Nobody understands it.  You have to do automatic then",
    why SLEC wins the day here, Calypto also has memory tools that
    do light sleep, etc.

Join    Index    Next->Item






   
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)