( ESNUG 479 Item 11 ) ------------------------------------------- [02/05/09]

From: Al Czamara <czamara=user domain=loatechnology not calm>
Subject: Here's the top 3 award winning user papers from Boston SNUG 2008

Hi, John,

Here's my Boston SNUG 2008 synopsis (pun intended).  Here's the best papers.

1st Place:

  "Clock Domain Crossing (CDC) Design & Verification using System Verilog"
   Cliff Cummings - Sunburst Design, Inc.

2nd Place:

  "Reducing Failing Testcase Length: Mixing Brute-Force and Intelligence"
   Jonathan Wolfe - MediaTek Wireless, Inc.

3rd Place:

  "When You Thought It Was Safe.. Return of the System Verilog Gotchas"
   Shalom Bresticker - Intel Corporation

It was the 10th anniversary of SNUG's in Boston!  Having been to 9 of 10,
I can say that this one was the best.  I'm not biased or anything ... but
we did have record attendance: 434 Synopsys users from the East Coast,
Europe, Asia, and Canada.

Synopsys also announced their Virtuoso killer at this Boston SNUG!  

    - Al Czamara
      LOA Technology, Inc.                       Hopkinton, MA


    [ Editor's Note: Al is the Boston SNUG Tech Committee Chair. - John ]

Join    Index









   
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)