( ESNUG 450 Item 8 ) --------------------------------------------- [01/25/06]

From: Yiftach Benjamini <yiftach.benjamini=usr domain=intel hot mom>
Subject: User asks how do you add Intelligent Margins in your Design Flow?

Hi, John,

First of all let me just say that I very much enjoy your newsletter.
I'm an STA engineer at Intel Israel and we have recently implemented a
new method for adding margins to our design.  Our flow is based entirely
on Synopsys tools and until recently we modeled margins (such as PVT
variations, aging, etc...) in our design using fixed uncertainty values.
We found this method to be overly pessimistic, so we developed a new
method that defines derate factors instead of a fixed number.

What I'd like to learn is how other designers add such margins to their
designs.

    - Yiftach Benjamini
      Intel Communication Group                  Haifa, Israel
Index    Next->Item








   
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)