( ESNUG 430 Item 3 ) --------------------------------------------- [06/16/04]

From: Jagan Thinakaran <jagan.thinakaran=user  domain=st got calm>
Subject: compile_new_optimization Turns On Gain-based Synthesis in DC?

Hi John,

I was going through Design Compiler variable list and I came across this
peculiar variable:

                 compile_new_optimization = "false"

The following is an excerpt from its Synopsys man page:

  "Controls which optimization algorithms Design Compiler uses.  When true,
   the new optimization algorithms in Design Compiler are turned on.  This
   switch should be used in conjunction with the set_ultra_optimization
   command, which checks out a DC-Ultra license.  The new optimization 
   algorithms leverage a new gain-based delay model that is automatically
   derived using library analysis."

I set the variable to "true" and compiled a small design.  Can't say I saw 
any difference.  I was wondering if anyone else has tried it.

    - Jagan Thinakaran
      STMicroelectronics Asia Pac Pte Ltd.


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)