( ESNUG 424 Item 3 ) -------------------------------------------- [03/09/04]


Subject: Ray Clarifies The Cadence Product Stance On System Verilog

> Cooley pushed Bingham to explain why Cadence doesn't have a System
> Verilog product.  Bingham talked again about his company's Incisive
> verification platform, and then questioned how much of a market there
> is for standalone System Verilog tools.  "We choose to serve a market
> without owning an asset," he said.
>
>   - http://www.eedesign.com/news/showArticle.jhtml?articleId=18201864


From: [ Ray Bingham, CEO of Cadence ]

Hi, John,

Sorry if there's any confusion about Cadence's stand on System Verilog
after the panel.  We're not developing a stand alone System Verilog
simulator, but instead incorporating System Verilog into our current tool
set.  This work has been underway here at Cadence since mid-2003.  You'll
see the results of these efforts in products by end of this year.  For the
record, Cadence will have System Verilog support for Get2chips RTL Compiler,
NC-Sim, Palladium, and Verplex Conformal by Q4 of 2004.

    - Ray Bingham
      Cadence Design Systems, Inc.               San Jose, CA


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)