( ESNUG 396 Item 13 ) -------------------------------------------- [07/11/02]
From: Kevin Croysdale <croysdal@synopsys.com>
Subject: graph_log -- A Graphical Perl Log Script For PhysOpt And DC Users
Hello John,
I wanted to share with your ESNUG readers a Perl script that I wrote for
analyzing the results of a PhysOpt or Design Compiler run. This script
creates a graph of the various design metrics from a DC/PhysOpt log. It
does this by plotting WNS, TNS, DRC, and AREA over time using logs
generated by compile_physical, physopt, or compile.
This script provides an easy to understand graphical view of the progress
PhysOpt/Design Compiler has made optimizing a design. The graph displays
each optimization stage using a different color.
Delay Optimization - white
Design Rule Fixing - red
Timing Optimization - blue
Legalization - violet
Area-Recovery - green
These graphical plots can be used as aids in visually analyzing & debugging
compile runs, on top of the detailed textual information that is already
present in the optimization logs.
The script uses as its input a log file from PhysOpt or DC. It will pull
up interactive graph windows by default.
Usage: graph_log [-wns] [-tns] [-drc] [-area] [-help]
-wns : graph WNS over time
-tns : graph TNS over time
-drc : graph DRC over time
-area : graph AREA over time
If no -wns, -tns, -drc, or -area options are given, then all are plotted.
I have provided a winzip file that your readers can download. There's also
a README file that describes the installation procedure and files contained
in the winzip file.
John, please encourage your readers to give this script a try. I can't
guarantee that it is perfect, but it has been used on over 100 different
log files this past year and it really helps.
- Kevin Croysdale
Synopsys, Inc. Hillsboro, OR
[ Editor's Note: I'll put Kevin's graph_log PhysOpt/DC script into the
Downloads section of http://www.DeepChip.com for downloading. - John ]
============================================================================
Trying to figure out a Synopsys bug? Want to hear how 14,063 other users
dealt with it? Then join the E-Mail Synopsys Users Group (ESNUG)!
!!! "It's not a BUG, jcooley@TheWorld.com
/o o\ / it's a FEATURE!" (508) 429-4357
( > )
\ - / - John Cooley, EDA & ASIC Design Consultant in Synopsys,
_] [_ Verilog, VHDL and numerous Design Methodologies.
Holliston Poor Farm, P.O. Box 6222, Holliston, MA 01746-6222
Legal Disclaimer: "As always, anything said here is only opinion."
The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com
|
|
