( ESNUG 383 Item 15 ) ------------------------------------------- [11/28/01]

Subject: ( ESNUG 381 #11 ) Avanti/Chrysalis Asks For Current User Benchmark

>      Chip 2 (Gate2Gate)  4 M gates, flat design:
>
>                                Time            Memory
>                              --------        ---------
>      Avanti Chrysalis 3.0    3596 min        14870 Mbyte
>      SNPS Formality 2000.11   112 min         2399 Mbyte
>      Verplex Tuxedo 2.0.8.a    89 min         2817 Mbyte


From: Gerard Memmi <gerard@avanticorp.com>

Hi John, 

We're interested in feedback about Design VERIFYer's competitive performance,
but were surprised to see that the comparisons were done on a version that's
more than a year old and 3 revs distant -- and with numbers that are way off
that rev's usual performance.  Maybe this customer would agree to a benchmark
using the current rev? 
   
    - Gerard Memmi
      Avanti/Chrysalis


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)