From: Charlie Simon <csimon=user company=magma-da spot calm>

  Hi, John,

  Our guys got a good laugh at the new DAC'02 photos you put up today at

          http://www.deepchip.com/picturearchive/photoarchive.html

  The man with Rajeev who "no one knows" is Nitin Deo, a Magma marketing VP.
  Nitin's surprised you didn't know him.  He's ex-Synopsys.

  BTW, our marketing dept should buy you dinner at DAC because you mentioned
  the rtl2gdsii.com web site on DeepChip.  Marketing bought a full page ad
  for it in the print version of EE Times that ran for 8 days and only got
  200 web visits.  You ran it on DeepChip for 4 days & it got 1,300 visits!
  Also your DeepChip mention triggered a discussion of rtl2gdsii.com on the
  Yahoo CDN message board plus that EDA Weekly Peggy lady talked about it
  and DeepChip in her column that week.  Many of my co-workers got phone
  calls from the other EDA companies asking if rtl2gdsii.com was ours.
  Magma marketing owes you for that one.

  I'm wondering if you'd do me a favor and get the word out that Magma is
  recruiting FAEs and CAEs.  We're looking for 15 people with heavy DC and
  PhysOpt experience to work in Boston, Austin, San Jose, Colorado Springs,
  and Bangalore India.  Most of the new hires will be in the North American
  market.  Anybody interested in applying can send their resume to our
  hiring manager Trang Bui at tbui@magma-da.com.

      - Charlie Simon
        Magma Design Automation                  Cupertino, CA


( ESNUG 413 Subjects ) ------------------------------------------ [05/29/03]

 Item  1: ( SNUG 03 #8 ) Synopsys Ketchum & A Review Of @HDL's @Verifyer
 Item  2: ( ESNUG 406 #10 ) Verplex, Formality, & Those Encrypted DW Parts
 Item  3: ( ESNUG 407 #13 ) Power Rings Using Cadence First Encounter Ultra
 Item  4: ( DAC 02 #21 ) Choosing Apache RedHawk Over VoltageStorm IR Drop
 Item  5: Beaucoup Chip Designers Chime In On The FPGA vs. ASIC EDA Debate
 Item  6: ( ESNUG 408 #3 ) Tharas Follow-up To User Reviews Of 2 Months Ago


============================================================================

 Trying to figure out a Synopsys bug?  Want to hear how 16,988 other users
  dealt with it?  Then join the E-Mail Synopsys Users Group (ESNUG)!
 
     !!!     "It's not a BUG,               jcooley@TheWorld.com
    /o o\  /  it's a FEATURE!"                 (508) 429-4357
   (  >  )
    \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
    _] [_         Verilog, VHDL and numerous Design Methodologies.

    Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
  Legal Disclaimer: "As always, anything said here is only opinion."
 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com




 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)