( ESNUG 452 Item 7 ) --------------------------------------------- [02/17/06]
Subject: Questions for Brett Cline, SystemC Poster Boy
Why was Jacob Jacobsson replaced as the CEO of Forte? Which VC did he
piss off? He's Danish. Was Jacob caught making anti-Mohammed cartoons?
---- ---- ---- ---- ---- ---- ----
Did the chicken suit itch?
---- ---- ---- ---- ---- ---- ----
Brett Cline - The SystemC Poster Boy
SystemC usage went from 32% to 42% in the latest Cooley Verification Census
but it still landed you in a chicken suit... Where did the chicken suit
come from? Is it something you use to spice up your love life? Does your
wife wear an "egg" suit? Who comes first? The chicken or the egg?
---- ---- ---- ---- ---- ---- ----
Brett Cline - Software engineers and Systems engineers prefer using ANSI C
and C++, so why should they spend months learning SystemC?
---- ---- ---- ---- ---- ---- ----
One for Brett Cline:
Is the effort to define a standard synthesizable subset of SystemC within
OSCI defunct? The synthesizable SystemC standard is looking more like
vaporware every day, and there does not appear to be any activity in the
OSCI working group.
And a follow-up:
Did the effort fail for technical or political reasons?
---- ---- ---- ---- ---- ---- ----
Brett: If SystemC is the answer, what's the question?
---- ---- ---- ---- ---- ---- ----
I would like to address a question to Brett Cline -
One of the benefits (among the very few, in my opinion) of Specman e is
that it rids the user of memory handling. It automatically does garbage
collection. SystemC, being based on C++, may find the user struggling
with memory allocations (as the average user is NOT a C++ expert.)
What solutions do you (Brett) suggest, and do you think open-source Java
based HW verification initiatives such as Jove will become popular?
---- ---- ---- ---- ---- ---- ----
With all this talk about ESL (which has been going on for about 20
years... remember Redwood), the most popular ESL tool still seems
to be Matlab. SystemC is largely used for system modeling, not
implementation. In reality, isn't it more likely that systems will
still be done in Matlab/SystemC/C++ and implementation done in System
Verilog or Verilog?
Index
Next->Item
|
|
