( ESNUG 433 Item 9 ) -------------------------------------------- [10/20/04]

From: Michael Burns <michael.burns=user domain=freescale spot calm>
Subject: User Warns That Stand-Alone Vera & Synopsys NTB Have Differences!

Hi, John,

This is from our migration from stand-alone Vera to NTB, Native Testbench,
Synopsys' re-implementation of the OpenVera language natively in VCS).

Here at Freescale, we've been using stand-alone Vera (i.e. simulating
with the Vera interpreter running alongside VCS) for long enough to
develop a bunch of VIP that we'd like to keep using.  However, we'd
also like to take advantage of the performance gains promised from
migrating our stand-alone Vera code to NTB.  We've found, at least
internally, that occasionally there's some confusion about what exactly
a migration to Synopsys NTB entails.  My message to your readers is to
clarify that while NTB covers the vast majority of the OpenVera language,
it does not support 100% of the code that stand-alone Vera does.

One of our engineers made a good analogy that migrating from Vera
to NTB is similar to migrating from Verilog-XL to VCS - the language is
"the same" for the most part, but there are a few constructs that need
to be re-coded and some validation work needs to be done after migration
to make sure the intended functionality has been preserved.

    - Michael Burns
      Freescale Semiconductors


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)