( ESNUG 395 Item 14 ) -------------------------------------------- [06/26/02]

From: Steve Tjiang <tjiang@tensilica.com>
Subject: Rational's Purify Can't Find Our Co-simulation Bug.  Any Ideas?

Hi, John,

We're trying to find a memory leak in a large co-simulation, i.e. we're
comparing a C-model with a Verilog model together with Vera as the test
bench.  The leak is probably in the C model and it shows up only when we
run in co-simulation, not standalone.  I tried to run Rational's Purify
tool on the entire co-simulation, but to date, have had no success
purifying VCS.  I am wondering if anybody on ESNUG have had any luck
doing this.

    - Steve Tjiang
      Tensilica, Inc.


============================================================================
 Trying to figure out a Synopsys bug?  Want to hear how 13,958 other users
  dealt with it?  Then join the E-Mail Synopsys Users Group (ESNUG)!
 
     !!!     "It's not a BUG,               jcooley@TheWorld.com
    /o o\  /  it's a FEATURE!"                 (508) 429-4357
   (  >  )
    \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
    _] [_         Verilog, VHDL and numerous Design Methodologies.

    Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
  Legal Disclaimer: "As always, anything said here is only opinion."
 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com

 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)