( ESNUG 395 Item 9 ) --------------------------------------------- [06/26/02]

From: Bill Billowitch <wdb@agere.com>
Subject: Any Commercial VHDL <-> Verilog Or Vera <-> Verisity Translators?

Hi, John,

I've recently joined Agere Systems heading up their design reuse efforts.
We, like many companies, have a variety of tools and languages in use.
What are there vendors out there offering translators for VHDL <-> Verilog
or Vera <-> Verisity?

    - Bill Billowitch
      Agere Systems                              Allentown, PA
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise
"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form | 

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)