( ESNUG 375 Item 4 ) -------------------------------------------- [06/28/01]

From: Dharina Desai <dharina_desai@fast-chip.com>
Subject: The Synopsys Formality Folks Supported Us When Verplex Ignored Us

Hi, John,

We purchased Formality after evaluating Verplex's Tuxedo and Synopsys
Formality.  Throughout the evaluation, Formality completed all of the test
cases using a simple standard setup and the Synopsys sales-support team was
always quick to respond and constantly offered their assistance.  Verplex
showed no such alacrity and was not able to complete any of our test cases.

Synopsys's level of support during the evaluation led us to conclude that
they would remain committed to our success even after our purchase.  I'm
glad to say, they have!

During our most recent verification Formality wasn't able to match our RTL
code with our Ambit gate-level netlist.  The RTL looked good and we passed
it to Synopsys as a bug.  After several tests, they were not able to find
any error generated by Formality and netlists which were synthesized from
DC passed verification.  We began to look at Ambit and found a bug in the
way it treated a 2-stage adder!

    - Dharina Desai
      Fast-Chip, Inc.


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)