( ESNUG 363 Item 14 ) -------------------------------------------- [01/25/01]

From: Jeff Winston <jeff.winston@conexant.com>
Subject: How To Insert Pass-Thru Signals In Hierarchical Physical Designs?

Hi John - hope all is well with you - got a question for ESNUG...

We are having our first experience with a large hierarchical design and are
trying to find the best way to handle global routing of signals that cross
blocks.  We don't think the top-level routing ability of Apollo will do a
good enough job, and it also won't allow us to place buffers or flops where
we need them.  We are thinking instead of embedding pass-thrus in different
blocks where needed to better facilitate the travel of these global signals
across the chip.  As best we can tell, this will require adding the
pass-thru connectors (and flops if we use them) to the RTL of the blocks
containing the pass-thrus.  However, we'd prefer not to mess directly with
the RTL that the designers are working with.

One idea we had was to put wrappers around the top-level RTL blocks and add
the pass-thru's (and flops if needed) to the wrappers.   One could envision
developing a scripting environment to make this more less painful.  However,
this will still change our hierarchy and require a fair amount of effort.
We were wondering if anyone else had come across this problem and how they
solved it.

    - Jeff Winston
      Conexant Systems


( ESNUG 363 Networking Section ) --------------------------------- [01/25/01]

San Diego, CA -- Intel Wireless Cellular Communications Group seeks 2 to 3
Jr/Sr ASIC Designers.  No headhunters, please.  "ihab.mansour@intel.com"


============================================================================
 Trying to figure out a Synopsys bug?  Want to hear how 11,000+ other users
    dealt with it?  Then join the E-Mail Synopsys Users Group (ESNUG)!
 
       !!!     "It's not a BUG,               jcooley@world.std.com
      /o o\  /  it's a FEATURE!"                 (508) 429-4357
     (  >  )
      \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
      _] [_         Verilog, VHDL and numerous Design Methodologies.

      Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
    Legal Disclaimer: "As always, anything said here is only opinion."
 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com

 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)