( ESNUG 363 Item 2 ) --------------------------------------------- [01/25/01]

Subject: ( ESNUG 362 #2 )  Golson Warns Of One Minor Gotcha With DC Presto

> Presto makes me nervous.  Changing the way MUXes and arrays are translated
> to gtech sounds like two different circuits to me.  Infer enumerated types
> should be defaulted to off to be compatible with earlier releases.
>
>     - Dennis Milton
>       Stratus Computer                           Marlboro, MA


From: Steve Golson <sgolson@trilobyte.com>

Hi, John,

The Verilog netlist reader available with the new Presto HDL Compiler is
great!  It's much faster and the memory requirements are far less than the
old netlist reader.

However, after you've read in your netlist, the current_design points to the
*first* module read from the netlist file, not the last one!  This is
backwards from how the old HDL compiler worked.  So, be sure and do a
current_design to the top-most module after you read in the file.

As explained in the 2000.05 release notes, here's how you enable the new
netlist reader:

  set enable_verilog_netlist_reader "true"
  read -f verilog -netlist my_huge_file.v

Enjoy!

    - Steve Golson
      Trilobyte Systems


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)