( DAC 99 Item 44 ) ----------------------------------------------- [6/25/99]

 AND TWO DATAPATH PLAYERS REMAIN  Three years ago, Viewlogic strutted about
 the place with its Silerity datapath compiler -- now it's history and the
 two remaining players are Synopsys Module Compiler and Arcadia's Mustang.

    "Arcadia demonstrated their Mustang datapath layout synthesis tool.
     The tool takes a Verilog or EDIF netlist, performs Regularity
     Analysis, Datapath  Partitioning and Datapath Placement.  Placement
     can be varied, e.g. using Interleaving or selecting #rows/bitlslice.
     Placement file is exported (DEF?) to detail P&R tool; Cadence SE and
     Avanti Apollo are supported.  Example presented was 16X16 multiplier.
     Demonstrator wasn't sure if Mustang could handle a multi-tap FIR
     filter.  Also no figures for area, timing or power gains associated
     with Mustang's usage.  Price: $100K.  ( http://www.arcadiadesign.com )

     Synopsys Module Compiler reported they can now produce relative
     placement information to ensure optimal layout of datapath elements."

         - an anon engineer




Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2011 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)