( DAC 99 Item 28 ) ----------------------------------------------- [6/25/99]

    "Cadence's Envisia (Ambit PKS) - This presentation also emphasized
     single-pass timing closure.  It showed how system-level constraints
     were used throughout physical design:

              Floorplan
              Block place
              Power plan
              Standard cell place and optimize
              Clock tree synthesis
              Delay optimization
              Power routing
              Clock routing with power and ground shielding
              Final routing
              RC extraction

     It's clear that Cadence is solving deep sub-micron issues with this
     approach.  It also makes sense to incorporate timing at all levels.
     However, the flow is complicated compared to Magma's."

         - an anon engineer
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise
"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form | 

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)