( DAC 99 Item 16 ) ----------------------------------------------- [6/25/99]

    "Cadence: went to Verification Cockpit presentation, formal methods
     emphasis.  Seems their formal model checking is too raw to be useful.
     Seems Cadence is playing catch-up to the likes of VCS and Chrysalis
     by acquiring Design Acceleration and stitching it into a cockpit
     to try to sell as a solution.  The glory days of Verilog-XL are
     gone.  Cadence is slipping.  They are a logic verification has-been."
     ( http://www.cadence.com )

         - an anon engineer
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise
"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form | 

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)