( BSNUG 00 Item 1 ) ------------------------------------------- [ 10/13/00 ]

Subject: The Numbers

VOTING WITH THEIR FEET:  To get an idea of user interest in a particular
topic, there is no better way than a headcount of the number attendees in
each talk.  Overall, 256 people attended this year's Boston SNUG gathering.


  Wednesday, Sept. 20                                  Number Of Attendees

    9:00 - 12:15  (WA1) Tutorial on PrimeTime              104 + 17 standees
    9:00 - 12:15  (WA2) Tutorial on VCS                         28
    9:00 - 12:15  (WA3) Tutorial on Power Compiler              32

   12:15 -  1:30  Lunch                                        157

    1:30 -  3:30  (WB1) Users on Makefiles, Tcl, Scripting     103
    1:30 -  3:30  (WB2) Configurable Regs, DW Debugger          33
    1:30 -  3:30  (WB3) Library Compiler, Libs                  21

    3:30 -  5:00  Sun EDA Compute Farm Talk                    146

    5:00 -  8:00  EDA Vendor Fair                          Est. 250


  Thursday, Sept. 21

    9:00 - 10:15  Keynote Address (Aart's Speech)              161

   10:30 - 12:30  (TA1) PhysOpt, PrimeTime, PowerMill           98
   10:30 - 12:30  (TA2) FPGA Express / FPGA Compiler II         28
   10:30 - 12:30  (TA3) C++ BFM Verif, Watchdog Design       49 + 7 standees

   12:35 -  1:45  Lunch                                        188

    1:45 -  3:45  (TB1) Module Compiler, Behavioral Compiler    23
    1:45 -  3:45  (TB2) ACS, FSM Synthesis, Low Power          107
    1:45 -  3:45  (TB3) Formality, Verification                 38


    4:00 -  4:45  Fireside Chat                            Est. 150

    5:30 -  8:00  Synopsys AE Night                        Est. 250


  Friday, Sept. 22

    9:00 - 12:15  (FA1) Tutorial on Physical Compiler           88
    9:00 - 12:15  (FA2) Tutorial on TetraMax, DFT, Test         38
    9:00 - 12:15  (FA3) Tutorial on Advanced Formality          17

   12:15 -  1:30  Lunch                                        136

    1:30 - 4:45   (FB1) Tutorial on DC 2000 Improvements        52
    1:30 - 4:45   (FB2) Tutorial on Adv. FPGA Compiler II       11
    1:30 - 4:45   (FB3) Tutorial on SystemC C++ Modeling        36
    1:30 - 4:45   (FB4) Tutorial on Scirocco VHDL                6


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)