( ESNUG 384 Item 18 ) ------------------------------------------- [12/06/01]
Subject: Are All The Chrysalis Users Are Going To Be Forced Into Formality?
From: "Raimund Soenning" <raimund.soenning@philips.com>
Hello John,
Quite surprising move by Synopsys but also somehow logically. I was already
thinking for a long time: if Synopsys wants to be succesful in the area of
physical synthesis they need more expertise in this area -- by either
developing their own stuff or by aquiring another company. As everybody
seems to be cautious in buying Magma or even Monterey (or other startups)
and when looking at your tapeout surveys (most designs of them done with
Synopsys+Avanti) it is the most obvious thing to do so. I think the products
out of this merger will be good ones and will be a big success.
I'm concerned that this new 'power flow' will not open up their database
format (Milkyway?) and will not develop the interfaces to other vendor's tool
on very low level - effectively preventing competition.
Last but not least I am interested to see what will happen to the overlapping
products (e.g. equivalence checking). I am afraid a lot of them will be
dropped and I feel sorry for the teams behind these projects.
- Raimund Soenning
Philips Semiconductor Starnberg, Germany
---- ---- ---- ---- ---- ---- ----
Hi John,
Anonymous please.
I have questions about formal equivalence checking, which I use regularly
(we currently have both Chrysalis and Verplex). Over the last year or so,
Avanti has put some effort into improving its Chrysalis equivalence checker
(presumably, to catch up with Verplex). It has definitely improved in many
areas but is still playing catch-up.
Synopsys has now bought Avanti for its place and route tools. What's it
going to do with the Chrysalis equivalence checker? Will Chrysalis users
be given Formality seats?
On another point, Synopsys is always stressing the independence of Formality
from Design Compiler, to avoid "the fox guarding the chickens" label. This
situation now appears to be worse. Would you buy an equivalence checker
from a company that does BOTH your synthesis and place/route? Sounds like
good news for Verplex to me.
---- ---- ---- ---- ---- ---- ----
From: "Fred Odendaal" <fred.odendaal@alcatel.com>
So, I guess we'll be trading in our Chrysalis seats for Formality seats now.
I wonder if they'll charge us for that...
- Fred Odendaal
Alcatel Canada
============================================================================
Trying to figure out a Synopsys bug? Want to hear how 11,000+ other users
dealt with it? Then join the E-Mail Synopsys Users Group (ESNUG)!
!!! "It's not a BUG, jcooley@world.std.com
/o o\ / it's a FEATURE!" (508) 429-4357
( > )
\ - / - John Cooley, EDA & ASIC Design Consultant in Synopsys,
_] [_ Verilog, VHDL and numerous Design Methodologies.
Holliston Poor Farm, P.O. Box 6222, Holliston, MA 01746-6222
Legal Disclaimer: "As always, anything said here is only opinion."
The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com
|
|
