( ESNUG 383 Item 5 ) -------------------------------------------- [11/28/01]
Subject: ( ESNUG 382 #5 ) Use Formality 2001.08-FM1-SP2 And -netlist Reads
> These changes were in the 2001.06 Release Notes, but 5 months later I
> still see these "legacy" variables in many user's scripts. I'm now
> asking Formality users to PLEASE scrub their scripts! Here is a list
> of the common culprits...
>
> - Steve Lamb
> Synopsys, Inc. Marlboro, MA
From: Chris Ellingham <cje@synopsys.com>
Hi John,
As the Sr. CAE for Formality, two things in Steve's post bothered me:
1.) Steve mentioned only Formality 2001.06. Your readers must make
sure they're using the most up to date version available
(currently 2001.08-FM1-SP2). It makes a BIG difference.
2.) To achieve the best performance when reading in Verilog netlists,
be sure to specify the "-netlist" option to the read_verilog
command. If your Verilog netlist read or link performance is
unusually slow, this is most likely the culprit. That switch tells
Formality to call a netlist reader that is streamlined for structural
Verilog and should be used anytime you have a fully mapped netlist.
To put some numbers behind "-netlist", I benchmarked two designs. One
contained 173 K verifiable gates and the other 1,500 K verifiable
gates. The smaller design read and linked 3X faster when using
"-netlist" switch and the larger design was 20X faster. Both designs
saw the memory footprint decrease by 4X.
I hope this helps.
- Chris Ellingham
Synopsys, Inc. Mountain View, CA
|
|
