( ESNUG 381 Item 16 ) ------------------------------------------- [11/08/01]
From: [ Curious George ]
Subject: How Do I Detect When 2 Events Occur In The Same Verilog Time Tick?
John, anon, please.
Do you know of any way to detect when 2 events occur on the same time tick
using Verilog-XL or VCS? For example, I have the following code:
module mylatch (Q, D, Clk);
always @(Clk or D)
if (Clk) Q = D;
endmodule
I want to detect the times when posedge Clk coincides with posedge D or
negedge D. Thanks.
- [ Curious George ]
============================================================================
Trying to figure out a Synopsys bug? Want to hear how 11,000+ other users
dealt with it? Then join the E-Mail Synopsys Users Group (ESNUG)!
!!! "It's not a BUG, jcooley@world.std.com
/o o\ / it's a FEATURE!" (508) 429-4357
( > )
\ - / - John Cooley, EDA & ASIC Design Consultant in Synopsys,
_] [_ Verilog, VHDL and numerous Design Methodologies.
Holliston Poor Farm, P.O. Box 6222, Holliston, MA 01746-6222
Legal Disclaimer: "As always, anything said here is only opinion."
The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com
|
|
