( ESNUG 371 Item 10 ) ------------------------------------------- [05/23/01]

Subject: ( ESNUG 368 #8 ) Veritools Undertow Views The Bad Busses In VSS

> I am trying to dump VCD files through the VSS VHDL simulator.  By using
> the command vcdaddobjects 0 TEST_BENCH/*'sig, and then "vcddumpall".  I
> am able to dump all the signals except individual signals for buses which
> are dumped as HEX values.  The VCD viewer howvever does not show the
> correct intermediate value for buses.
>
>     - Farhan Shahid
>       Virginia Tech.


From: Robert Schopmeyer <schop@veritools.com>

Hi, John,

Have Farhan get a copy of Undertow or Undertow Suite from our web site at
http://www.veritools.com for this problem.  We provide it at no cost to
universities.  It is used today at MIT and University of Texas, plus
several hundred other universities world wide.  It will both show the
correct values, and also they can make any set of signals into a bus in
seconds.  Buses can be shown in either HEX or binary format.  The signals
in a bus can also be seperated quickly to see exactly what is the value
of each signal.

    - Robert Schopmeyer
      Veritools, Inc.


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)