( ESNUG 361 Item 2 ) --------------------------------------------- [11/16/00]

From: Gregg Lahti <gregg.d.lahti@intel.com>
Subject: Boston SNUG Speaker On Tcl Seeks Help On SolvNet DC-Tcl Script

Hi, John,

We've run into a weird scenario which hopefully someone else has seen or
figured out.

One of our steps in synthesis is to go through and flatten the DW hierarchy.
We have a Tcl procedure that has been translated from a Solvnet solution:

  ...
  # Need to traverse through hierarchy & flatten DW components
  redirect $G_CONSOLE(NULL) {set hier_designs [filter [find design *] \
  {@is_hierarchical == true}]};
  if {$hier_designs != {}} {
     foreach_in_collection tmp_design $hier_designs {
        redirect $G_OURCONSOLE(NULL) {set cell_list \
        [filter [find cell *] {@DesignWare == true} ]};
        if {$cell_list != {}} {
           foreach_in_collection tmp_cell $cell_list {
              echo "#UNGROUP_DW: ungrouping" [get_object_name $tmp_cell] \
              "in design" [get_object_name $tmp_design];
              ungroup $tmp_cell -flatten -prefix DW_ -simple_names;
           }; # end foreach_in_collection
        }; # end if
        unset cell_list;
     }; # end foreach_in_collection
     unset tmp_design;
  }; # end if
  ...

The errors occurs when we assign a variable with a list of collection of
cells that we want to ungroup, $cell_list.  Once we start ungrouping the
cells, DC starts whining about the modification of the collection:

  Current instance is the top-level of design 'cnt2_vlog'.
  Information: Added key list '( *SynLib-Eval or DesignWare-Foundation )'
  to design 'cnt2_vlog'. (DDB-72)
  Information: Iteration for collection _sel18 was terminated because 
  the collection was modified or deleted. (SEL-012)
  Current instance is the top-level of design 'cnt4_vlog'.
  Information: Added key list '( *SynLib-Eval or DesignWare-Foundation )'
  to design 'cnt4_vlog'. (DDB-72)
  Information: Iteration for collection _sel24 was terminated because 
  the collection was modified or deleted. (SEL-012)
  Information: Choosing a test methodology will restrict the optimization
  of sequential cells. (UIO-12)

It's annoying, but it seems that most of the time one will modify the
collection or operate on the items in the collection.  It seems that
DC shouldn't be complaining about this operation.  Anyone else see
this or have opinions on this feature?

    - Gregg Lahti
      Intel Corp.                                Chandler, AZ


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)