( ESNUG 354 Item 1 ) ---------------------------------------------- [6/1/00]

Subject: (  ESNUG 353 #2  )   Handling Scan Test Issues With Ultima ClockWise

> Did he insert the clock trees before adding scan logic or after?  I have
> to assume the useful skew for functional mode is not useful for scan
> testing.  Did he then go back in the netlist to add delays to the scan
> paths to fix hold time problems?
>
>     - Tim Dunnington
>       Motorola SPS                               Chicago, IL


From: Jon Stahl 

Hi John,

Since I didn't use this capability - because we have our own methodology for
handling hold time issues - I forgot about it until one of my colleagues
reminded me after he saw ESNUG 353.

ClockWise has a feature where you can define scan chains (or use ones that
are already defined in your DEF), which it will then ignore hold time
problems on during permissible range generation and clock tree synthesis,
and later fix.  I thought others would like to know, but I can't speak for
how well it works.

    - Jon Stahl, Principal Engineer
      Avici Systems                             N. Billerica, MA


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)