( ESNUG 333 Item 5 ) --------------------------------------------- [10/20/99]

Subject: ( ESNUG 321 #9 )  Maybe This Variable Removes Dead Flip-flops?

> Design Compiler never removes storage elements.  I've tried connecting
> set, reset, clock, or data to force FFs or latches to constant values,
> and DC always kept them in the design.
>
>     - William Liao
>       MMC Networks


From: dbudell@us.ibm.com ( Della J. Budell )

John,

Way back in ESNUG 321 ( OK, so I'm a little behind in reading ESNUGs ),
there was a discussion about Synopsys not removing unloaded latches.  Just
recently I found out there is a variable called

              compile_delete_unloaded_sequential_cells

which in our setup seems to default to "true."  Now, this variable may not
apply in the case being discussed, but I thought I'd throw it out there.

    - Della J. Budell
      IBM Corp.                                  Essex Junction, VT



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)