( ESNUG 324 Item 12 ) --------------------------------------------- [8/04/99]

Subject: Silicon Forest Ain't A Code Coverage Tool, It's White Box Stuff

> "Silicon Forest is unusable.  If I can't understand the demo for
>  something as simple as functional verification coverage in 5 minutes,
>  they don't understand what problem they are trying to solve.
>  ( http://www.sifr.com )"
>
>      - An Anon Engineer (from the DAC'99 Trip Report)


From: "Cliff Lyons" <cliff_lyons@SiFR.com>

Hello John,

Thank you for mentioning Silicon Forest Research in a recent ESNUG.
Evidently someone came to our DAC booth looking for an RTL code coverage
tool and concluded that our product wouldn't solve his problem.  We
agree -- we're not in the RTL code coverage business.  What we do is RTL
White-Box Verification to find hidden bugs in Verilog designs.  We analyze
a design's microarchitecture, find optimal internal test points for
detecting errors, automatically synthesize assertions, and then check for
correct circuit behavior during simulation.

We apologize for the misunderstanding.

    - Cliff Lyons
      Silicon Forest Research, Inc.



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)