( ESNUG 316 Item 9 ) ----------------------------------------------- [4/8/99]

From: Rajen Ramchandani <rajen@jaxom.eng.pko.dec.com>
Subject: CiscoFSM Not For Commercial Designs.  Are There Any Similar Tools?

John,

I will be designing a couple of very big and complex state machines in our
next ASIC.  I was planning on doing some paper design, i.e state diagrams
and then jumping in and coding Verilog.  I was wondering if folks had any
suggestions for tools or techniques that can be used to ease the design
and especially the verification task. 

I am aware of the free tool from Cisco that takes Cisco stylized Verilog and
generates bubble diagrams and helps in debug -- but the license agreement
says that this cannot be used for commercial products.  Are there any other
tools that are worth looking into?

    - Rajen Ramchandani 
      DEC / Compaq



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)