( ESNUG 310 Item 12 ) ---------------------------------------------- [2/7/99]

From: Gopi Reddy Sirineni <gopi@idt.com>
Subject: Any Tools To Convert Verilog To State Machines Or Flow Charts ??

Hi, John,

Does anybody aware of any tool out in the market which can take Verilog code
as a input and gives FLOW CHART or STATE MACHINES as a result ?   I'm trying
to do a extention of a existing chip where I need to understand the
implementaion but not much documentaion is available for me.

I know there is a tool which generates code from state machine or flow chart
(Design Book of Escalade), but I need the other way.

    - Gopi Sirineni 
      Integrated Device Technology, Inc.               San Jose, CA



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)