( ESNUG 304 Item 5 ) --------------------------------------------- [11/12/98]
Subject: ( ESNUG 302 #3 303 #4 ) Logic0 Cells On Unconnected Scan Ports!!
> I think I understand the problem now. Let me repeat it, just to be sure.
>
> 1. A design has regular FFs and unconnected output ports.
>
> 2. Outside Synopsys, regular FFs are replaced with scan FFs and the
> unconnected output ports are used as scan out ports.
>
> 3. But if compiles are done between steps 1 & 2, Synopsys connects the
> unconnected port to Logic0. This is undesirable.
>
> If I am right, then do this:
>
> set_unconnected [unconnected ports]
>
> to solve your problem. It worked on my test case.
>
> - William Liao
> Vadem
From: "Charles E. Klaasen" <klaasen@natlab.research.philips.com>
Hello John,
The command set_unconnected does not work in my case, since the logic0's
appear not on top level, but one level lower. The command only works for
ports, and not on pins, unfortunately.
- Charles E. Klaasen
Philips Semiconductors Eindhoven, The Netherlands
|
|
