( ESNUG 293 Item 11 ) --------------------------------------------- [6/10/98]
Subject: Designing A Large Circuit But Can't Really Tile With ViewLogic
> I'm designing a fairly large circuit, but only have a letter-sized
> printer, and want to be able to tile my printouts on several pages. Is
> there software anywhere that does that? Xilinx Foundation tiles your
> output, but the scales of the pages are not 100% equal, leading to a
> very annoying-looking output. Also, when I design using ViewLogic,
> tiling doesn't seem to be available at all. Using screen capture
> programs is sort of possible, but very inconvenient. Any suggestions?
> Thanks in advance.
>
> - Vitit Kantabutra
> Idaho State University
From: brian@shapes.demon.co.uk (Brian Drummond)
A cheap A3 printer (color inkjet) would be a help (B-size to you
Americans) like the Canon 4650. I saw the obsolescent 4550 for about
$200 recently, it would do fine.
- Brian Drummond
---- ---- ---- ---- ---- ---- ----
From: simon@VOID.actrix.gen.nz (Simon Peacock)
I've had good experiences with an Epson Color stylus pro xl+. Its got a
flat paper tray unlike the canon (whch hold the paper vertically).
Remember just remove the VOID.
- Simon Peacock
StarLite Design Miramar, Wellington, NEW ZEALAND
---- ---- ---- ---- ---- ---- ----
From: murray@pa.dec.com (Hal Murray)
If you can get postscript output there are probably tiling packages
available. At worst, you can get a postscript hacker to help you write your
own. I'm thinking of some postscript code that you put on the front of
the output before you feed it to the printer.
Such as: cat tile.ps design.ps | lpr
- Hal Murray
DEC Systems Research Center
|
|
