( ESNUG 285 Item 8 ) ----------------------------------------------- [4/3/98]

From: Jean-Marc Allard <jm.allard@hol.fr>
Subject: Need Help With Synopsys In-Place Optimisation (IPO) Technique

John,

I want to fix design rule violations (max_capacitance and max transition)
on a backannoted design using synopsys IPO (in place optimisation).  I only
want to allow cell swapping, from low drive to higher drive.  I have about
100 violations and synopsys swaps about 1000 cells.  I do not understand
why so many cells are swapped.  I notice that few cells are replaced with
a lower drive cell.  My script is the following:

   compile_ignore_footprint_during_inplace_opt = TRUE
   compile_ignore_area_during_inplace_opt = TRUE
   compile_disable_area_opt_during_inplace_opt = TRUE
   reoptimize_design_disable_area_opt_during_postlayout_opt = TRUE
   compile_ok_to_buffer_during_inplace_opt = FALSE
   reoptimize_design_changed_list_file_name =
   reports_be/ipo_swapped_cells.txt

   reoptimize_design -in_place -only_design_rule

What am I doing wrong here?

  - Jean-Marc Allard
    HOL



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)