( ESNUG 280 Item 2 ) ------------------------------------------------ [2/12/98]

Subject: ( ESNUG 279 #4 ) "Clock" Startpoints In Prime/DesignTime
 
> Premises:
> 
>   1/ CLK_A and CLK_B are derived from SAME clock "phi" thru a clock-tree
>      network.
>   2/ Between CLK_B and "DFF" there is another clock-tree.
>   3/ The path "CLK_A - NET_A - NET_C" is longer than "CLK_B - NET_C"
>   4/ I dont (want to) know the instance names of "DFF" in Blocks A/B
> 
> Problem: Now I want to report_timing, from "CLK_B - NET_C" ?


From: Oren Rubinstein <oren@gigapixel.com>

Try:

  report_timing -from all_registers(-clock CLK_B -clock_pins) -thr NET_C

If this doesn't work, you can also try to (temporarily):

  set_false_path -from CLK_A -to NET_C

and then

  report_timing

  - Oren Rubinstein
    GigaPixel Corp.                  Santa Clara, CA



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)