( ESNUG 278 Item 2 ) ----------------------------------------------- [1/28/98]

From: Rich Katz <rich.katz@gsfc.nasa.gov>
Subject: Coding State Machines By Hand Or With Graphical Entry Tools

> Does anyone have any experience with statecad?  In general, is it
> worthwhile going to a visual state machine entry as opposed to coding in
> vhdl [no vhdl-verilog wars, we're using vhdl] or <gasp> designing with
> gates, flip-flops, and macros?
>
>  - Rich Katz
>    NASA


From: "Frederick K. Best" <fbest@slr.orl.lmco.com>

I used to code in text-only VHDL and Verilog.  I found using a graphical
entry tool such as Summit's Visual or Mentor Graphics' Renoir increased
productivity quite a bit.

Visual HDL from Summit ( www.summit-design.com ) is a VHDL front-end tool
using graphical design methods such as block diagrams, state machines, flow
charts and truth tables to generate synthesizable HDL code that is optimized
for specific synthesis tools (Synopsys, etc.)

  - Frederick K. Best
    Lockheed Martin



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)