( ESNUG 258 Item 5 ) -------------------------------------------- [2/7/96]

From: Dyson.Wilkes@swi055.ericsson.se (Dyson Wilkes)
Subject: I Want Verilog `ifdef Supported By Synopsys!

John, here is one to get some chat going!

WHY, OH WHY, does HDL Compiler for Verilog not support `ifdef's etc.???

 - Dyson Wilkes
   Ericsson
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise
"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form | 

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)