( ESNUG 253 Item 4 ) -------------------------------------------- [10/4/96]

Subject: (ESNUG 252 #1 ) Correlating Mapped Xilinx to HDL Advisor 3.4b GTECH

> The answer to this user's question is quite involved, but, in following
> your policy of keeping ESNUG a user-driven technical resource, here's the
> *entire* enchalada.  Before going into detail on "Mapped -> Gtech
> Correlation" it makes sense to  give a brief summary of what Mapped and
> GTECH Analysis are...


From: dmullen@net.com (David Mullenex)

Hi John,

The detailed response from the Synopsys HDL Advisor support team is very 
accurate.  It depicts the steps that got me, with a lot of help from them,
to where I'm now using HDL Advisor to track timing violations in my mapped
design, back to the specific lines of my source code.

My thanks to the Synopsys for getting this process to work, and saving me
the time of having to try and document the process and limitations.

  - David Mullenex 
    Network Equipment Technologies.



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)