( ESNUG 250 Item 2 ) -------------------------------------------- [9/6/96]

Subject: ( ESNUG 249 #7 ) What's The Best Way To Synthesize Multipliers?

> Could you share your multiplier design experience using RTL Verilog code
> and Synopsys?  I know "X=A*B;" doesn't work well.  I also know that there
> are people who hand instantiate Booth decoders and adders.  What is the
> most efficient and flexible way to synthesize a multiplier?


From: mgandhi@indusinc.com (Milan Gandhi)

Hi, John, in my experience:

     DO: constrain multipliers *accurately* (don't over or under constrain)
         and Design Compiler will do a good job meeting that constraint.

  DON'T: flatten or remove hierarchy in a design with a multiplier.

Also, you will need a DesignWare licence to get the faster multipliers.

  - Milan Gandhi
    Indus Consulting Services, Inc



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)