( ESNUG 246 Item 6 ) ---------------------------------------------- [8/8/96]

From: dchan1@ccgate.hac.com (Darrell Chan)
Subject: Is DesignWare Worthwhile Or A Waste For High Speed DSP Designs?

Hi John,

I have a team starting a LSI Logic 0.35 micron CMOS, cell based design.  Chip
is fancy two stage FIR filter.  First stage is 240 MHz input decimator, no
multiplies, precomputed lookup and add.  It outputs into second stage filters
at 120 MHz.  The second stage is genuine 8th order 128 tap FIR.  The design
will have multiplicities of 26 bit adds and 17 bit multiplies, pipelined to
sustain 120 MHz data flow.

We have been debating the usefulness of DesignWare.  Some contend it will
save time to instantiate pre-optimized Designware functions.  Some say we
are wasting our time because the speed is so high the Designware functions
are going to require additional optimization and get overhauled like
everything else.  Would anyone on ESNUG have any recommendations in view of
the speed of this DSP design?

  - Darrell Chan
    Hughes Aircraft 



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)