( ESNUG 232 Item 4 ) ---------------------------------------------- [12/15/95]
Subject: (ESNUG 231 #2) Synopsys Killing DA's Source-To-Gates NOT Schematics
>I would like to ask Synopsys users on ESNUG to speak out if anyone has used,
>or desired to use, the schematic cross probing feature of Design Analyzer.
>Or maybe would have used it if it was less buggy. Anyone out there???
From: fitz@pond.sps.mot.com (Michael Fitzsimmons)
I find myself simulating gates and looking at waveforms of gates instead
of the gates themselves. Can't remember the last time I debugged a
gate-level problem by looking at schematics... 1989?
- Michael Fitzsimmons
Motorola
---- ---- ---- ---- ---- ---- ----
From: neuman@lsil.com (Darren Neuman)
John:
I have always used and liked the schematic cross probing feature, and
the schematic tracing features of Synopsys in general. They are EXTREMELY
useful, and removing them would be a fatal marketing mistake. The ability
to examine a schematic in a number of systematic ways (tracing is one of
them) is important to be able to verify synthesis results. I have a room
full of engineers using these features on a daily basis, and don't relish
the idea of purchasing & training them on new software!
- Darren Neuman
LSI Logic
---- ---- ---- ---- ---- ---- ----
From: John_Swan-ACIC00@email.mot.com (John Swan)
John,
I'm sorry my comment about schematics was not taken the way I expected it
to be. I did not mean to imply that Synopsys was intending on removing
schematic capability in Design Analyzer. Indeed, that does not make
sense since the tool is based on interactivity with schematics.
The issue is one of cross probing between schematics and source code. In
Design Analyzer, the TEXT VIEW capability has been removed. It would be
useful to have the TEXT VIEW capability back, but one that could highlight
schematic (yes, even mapped schematics) when your Verilog/VHDL is selected,
or conversely highlight source code when schematic is highlighted. Even
where there is no 1-for-1 comparison between source code and gates, a
generalized highlight would suffice. This would have been very helpful for
me in finding gate simulation problems.
Does it not bother anyone that you pay Synopsys $$$ in maintenance only to
have Synopsys REMOVE capability? Why should TEXT VIEW be removed from a
tool on which customers are paying maintenance only to add similar capability
to a new tool that you have to pay for (HDL Advisor)?
- John Swan
Motorola
|
|
