( ESNUG 228 Item 6 ) ---------------------------------------------- [10/20/95]

From: greg@cqt.com (Greg Bell)
Subject: DC 3.3a Really Messes Up False Paths In Hierarchical Designs!

John,

A caveat:  There's a bug in 3.3a where the false_paths don't get written out
correctly if you do a characterize and write_script (not sure which command
was at false).  There's a STAR filed for this, and its been fixed in 3.3b.
The scary part: it would specify false paths in the script for the submodule
that WERE NOT FALSE PATHS.

  - Greg Bell
    CommQuest Technologies, Inc.
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise
"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form | 

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)