( ESNUG 217 Item 6 ) ---------------------------------------------- [5/3/95]

From: prz@hprnd.rose.hp.com (Paul Zimmer)
Subject: Checking Timing Relative To An Output

John,

How do you check setup/hold timing of your outputs relative to another
output YOU generate?

The specific case (and this must be very common), is a write_enable
strobe to an external RAM.  You'd like to somehow create a clock object
at the write_enable output pin, and have synopsys calculate the timing
based on the prop delay.  This doesn't appear to be possible.

What I'm doing now is budgeting.  I pick a number for the min and
max arrival time of the write_enable signal, check this number,
and create two virtual clocks (one min and on max) based on this number.
The timing is then checked relative to the virtual clocks.

So far, this seems to work.  But having to budget the signal timing
when synopsys KNOWS the actual timing is clumsy.  Also, I expect it will
quickly become unwieldy when I start checking best-case as well as
worst-case timing.  Anybody find a better way?

  - Paul Zimmer
    Hewlett Packard, Roseville



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)