( ESNUG 204 Item 3 ) ---------------------------------------------- [12/9/94]

Subject: (ESNUG 201 #6, 203#5)  "Seeking User Wisdom On Floorplanning Tools"

> I'm trying to decide the best approach to floorplanning, and I've never
> used the Synopsys floorplanner, though I've used vendor floorplanning
> tools before.
> 
> Can anyone comment on the relative merits of Synopsys floorplanner vs.
> vendor supplied floorplanners?  Which is the better route for timing
> analysis (Synopsys or vendor)?  Is a combined approach (both tools) best,
> or are they redundant or incompatible?


From: bobw@hlds.com (Bob Weiderhold)

Hi John,

A lot of people seem to be confused about the Synopsys Floorplan Manager
product.  Seems like many people think its Synopsys' floorplanner.
Actually the name is quite misleading.  It's not a floorplanner at all.
What the Synopsys Floorplan Manager provides is a set of specialized
optimization techniques which are not offered in the Design Compiler product.
When linked with actual floorplanning and/or placement & routing tools, it
can be a big help in solving timing problems-- especially with deep submicron
ICs.  (I think the Synopsys Floorplan Manager probably got its name because
of the importance of its link to floorplanning and placement & routing tools
-- but I think many people find it pretty confusing.)

Basically the Synopsys Floorplan Manger allows you to backannotate both
physical clustering information (i.e. physical hierarchy) and more accurate
delay information from either a floorplanner or a placement & routing tool.
Then you can do full or incremental optimization using the backannotated info
using techniques like in-place-optimization (IPO) and critical path
resynthesis.  The Synopsys Floorplan Manager also allows you to forward
annotate logic changes so floorplans can be updated incrementally.  If you're
doing 0.5 micron designs of any size or speed I think people should probably
check the product out.  If you're doing 0.8 micron designs that are large and
high speed it could also be a big help.

I was happy to hear the person from Hal Computer liked what he saw in our
(HLD Systems's) floorplanner product.  Most customers like the fact that we
provide physical floorplanning capabilities as well as the ability to
accurately calculate delays based on the floorplan.  The accurate delays can
be passed to Synopsys's Design Compiler & Floorplan Manager so timing
problems can be quickly identified and resolved.

  - Bob Wiederhold
    HLD Systems



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)