( ESNUG 202 Item 4 ) ---------------------------------------------- [11/18/94]

From: sawinska@ralvm29.vnet.ibm.com (Tim Sawinska)
Subject: New hdlin_translate_off_skip_text Variable in V3.1b

John,

Synopsys has a new variable in v3.1b, called hdlin_translate_off_skip_text.
It may affect you if you use in Verilog:

          // synopsys translate_off
          // synopsys translate_on

or in VHDL:

          -- pragma translate_off
          -- pragma translate_on

Version 3.1b defaults the variable to false in the .synopsys_dc.setup file
that it ships.  But with that false setting, the translate directives listed
above do not work as they did in previous releases.  For that to happen, the
variable must be set to true.  (So Synopsys, please default new variables
that you decide to add, so that they don't affect current users.)  We don't
appreciate being forced to learn about new variables to get the same results.

  - Tim Sawinska
    IBM, RTP NC



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)