( ESNUG 143 Item 3 ) ---------------------------------------------- [8/17/93]

From: greg@cqt.com (Greg Bell)
Subject: Characterize Letting Submodules Inherit Big Wire Loading Models

John :

Do you know why the characterize function places the top module's wire
load module on the cell you're characterizing??  This seems wrong to me.
It means that if I have a 40K gate die size on the top level, and I
characterize a 100 gate sub-module, that sub-module ends up with delays
for the 40K gate die!  I have been undoing this "feature" after every
characterize (big pain in the butt).  Any suggestions?

  - Greg Bell
    CommQuest Technologies, Inc.



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)